



## 2Mbps, Single Pair HDSL ANALOG FRONT END

### FEATURES

- E1/T1 SINGLE PAIR 2B1Q OPERATION
- COMPLETE ANALOG INTERFACE
- 385mW POWER DISSIPATION
- PROGRAMMABLE POWER
- 48-LEAD SSOP PACKAGE
- SCALEABLE DATA RATE
- OPERATION FROM 2.3Mbps TO 160kbps
- +5V ONLY (5V OR 3.3V DIGITAL)
- -40°C TO +85°C OPERATION

### DESCRIPTION


Burr-Brown's Analog Front End greatly reduces the size and cost of a single pair HDSL (High bit rate Digital Subscriber Line) system by providing all of the active analog circuitry needed to connect an HDSL digital signal processor to an external compromise hybrid and an HDSL line transformer. The transmit and receive filter responses automatically change with clock frequency, allowing the AFE1203 to operate over a wide range of data rates. The power dissipation of the device can be reduced under digital control for operation at lower speeds. The AFE1203 will operate at bit rates from 160kbps to 2.3Mbps. It meets ETSI PSD specifications for single pair E1, as well as ETSI and ANSI PSD specifications for two pair E1 and T1.

Functionally, this unit consists of a transmit and a receive section. The transmit section generates, filters, and buffers outgoing 2B1Q data. The receive section filters and digitizes the symbol data received on the telephone line. This IC operates

on a single 5V supply. The digital circuitry in the unit can be connected to a supply from 3.3V to 5V. The chip uses only 385mW for full-speed operation. It is housed in a small 48-lead SSOP package.

The receive channel is designed around a fourth-order delta-sigma analog-to-digital converter. It includes a difference amplifier designed to be used with an external compromise hybrid for first-order analog echo cancellation. A programmable gain amplifier with gains 0dB to +9dB is also included. The delta-sigma modulator, operating at a 24X oversampling ratio, produces a 14-bit output at symbol rates up to 1168kHz (for 2.3Mbps operation).

The transmit channel consists of a digital-to-analog converter and switched-capacitor pulse forming network followed by a differential line driver. The pulse forming network receives symbol data and generates a standard 2B1Q output waveform. The differential line driver uses a composite output stage combining class B operation (for high efficiency driving large signals) with class AB operation (to minimize crossover distortion).



# SPECIFICATIONS

Typical at 25°C, AV<sub>DD</sub> = +5V, DV<sub>DD</sub> = +3.3V, f<sub>ix</sub> = 1168kHz (E1 single pair rate) and Normal Power mode, unless otherwise specified.

PARAMETER	COMMENTS	AFE1203E			UNITS
		MIN	TYP	MAX	
<b>RECEIVE CHANNEL</b>					
Number of Inputs	Differential	2			
Input Voltage Range	Balanced Differential <sup>(1)</sup>		±3.0		V
Common-Mode Voltage	1.5V CMV Recommended		+1.5		V
Input Impedance	All Inputs		See Typical Performance Curves		
Input Capacitance			10		pF
Input Gain Matching	Line Input vs Hybrid Input		±2		%
Resolution		14			Bits
Programmable Gain	Four Gains: 0dB, 3.25dB, 6dB, and 9dB				
Settling Time	Gain, rxSYNC, or Power Mode Change <sup>(8)</sup>		6		Symbol Periods
Gain + Offset Error	Tested at Each Gain Range		5		%FSR <sup>(2)</sup>
Output Data Coding			Binary Two's Complement		
Data Rate	Normal Power	384		2320	kbps
	Medium Power	192		1168	kbps
	Low Power	160		320	kbps
Output Word Rate	Normal Power, rxSYNC <sup>(3)</sup>	196		1168	kHz
<b>TRANSMIT CHANNEL</b>					
Transmit Clock Rate, f <sub>TX</sub>	Symbol Rate, Normal Power	196		1168	kHz
	Symbol Rate, Medium Power	96		584	kHz
	Symbol Rate, Low Power	80		160	kHz
Transmit -3dB Point	2320kbps		485		kHz
	1168kbps		292		kHz
	784kbps		196		kHz
Transmit Power <sup>(4)</sup>		13	13.5	14	dBm
Pulse Output			See Typical Performance Curves		
Common-Mode Voltage, V <sub>CM</sub>			AV <sub>DD</sub> /2		V
Output Resistance <sup>(5)</sup>	DC to 1MHz		1		Ω
<b>TRANSCEIVER PERFORMANCE</b>					
Uncancelled Echo <sup>(6)</sup>	rxGAIN = 0dB, Loopback Enabled			-67	dB
	rxGAIN = 0dB, Loopback Disabled			-67	dB
	rxGAIN = 3.25dB, Loopback Disabled			-69	dB
	rxGAIN = 6dB, Loopback Disabled			-71	dB
	rxGAIN = 9dB, Loopback Disabled			-73	dB
<b>DIGITAL INTERFACE<sup>(5)</sup></b>					
Logic Levels					
V <sub>IH</sub>	I <sub>IH</sub>   < 10μA	DV <sub>DD</sub> - 1		DV <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	I <sub>IL</sub>   < 10μA	-0.3		+0.8	V
V <sub>OH</sub>	I <sub>OH</sub> = -20μA	DV <sub>DD</sub> - 0.5			V
V <sub>OL</sub>	I <sub>OL</sub> = 20μA			+0.4	V
<b>POWER</b>					
Analog Power Supply Voltage	Specification		5		V
	Operating Range	4.75		5.25	V
Digital Power Supply Voltage	Specification		3.3		V
	Operating Range	3.15		5.25	V
Power Dissipation <sup>(4, 7)</sup>	Normal Power		385		mW
	Medium Power		300		mW
	Low Power		240		mW
Power Dissipation <sup>(7)</sup>	Normal Power, DV <sub>DD</sub> = 5V		415		mW
PSRR			55		dB
<b>TEMPERATURE RANGE</b>					
Operating <sup>(5)</sup>		-40		+85	°C

NOTES: (1) With a balanced differential signal, the positive input is 180° out of phase with the negative input, therefore the actual voltage swing about the common mode voltage on each pin is ±1.5V to achieve a differential input range of ±3.0V or 6Vp-p. (2) FSR is Full-Scale Range. (3) The output data is available at twice the symbol rate with interpolated values. (4) With a pseudo-random equiprobable sequence of HDSL pulses; 13.5dBm applied to the transformer (27dBm output from txLINE<sub>P</sub> and txLINE<sub>N</sub>). (5) Guaranteed by design and characterization. (6) Uncancelled Echo is a measure of the total analog errors in the transmitter and receiver sections including the effect of non-linearity and noise. See the Discussion of Specifications section of this data sheet for more information. (7) Power dissipation includes only the power dissipated within the component and does not include power dissipated in the external loads. The AFE1203 is tested with a 1:2 line transformer. (8) This is the settling time required for any gain change, change of rxSYNC or any change of power mode.

## PIN DESCRIPTIONS

PIN #	TYPE	NAME	DESCRIPTION
1	Ground	AGND	Analog Ground for PLL
2	Power	AV <sub>DD</sub>	Analog Supply (+5V) for PLL
3	Input	txCLK	Symbol Clock
4	Input	txDAT <sub>N</sub>	XMITB Line
5	Input	txDAT <sub>P</sub>	XMIT Line
6	Output	rxD0	ADC Output Bit-0
7	Output	rxD1	ADC Output Bit-1
8	Output	rxD2	ADC Output Bit-2
9	Output	rxD3	ADC Output Bit-3
10	Output	rxD4	ADC Output Bit-4
11	Output	rxD5	ADC Output Bit-5
12	Ground	DGND	Digital Ground
13	Power	DV <sub>DD</sub>	Digital Supply (+3.3V to +5V)
14	Output	rxD6	ADC Output Bit-6
15	Output	rxD7	ADC Output Bit-7
16	Output	rxD8	ADC Output Bit-8
17	Output	rxD9	ADC Output Bit-9
18	Output	rxD10	ADC Output Bit-10
19	Output	rxD11	ADC Output Bit-11
20	Output	rxD12	ADC Output Bit-12
21	Output	rxD13	ADC Output Bit-13
22	Input	PWSEL	Power Control
23	Input	rxSYNC	ADC Sync Signal
24	Input	rxGAIN0	Receive Gain Control Bit-0
25	Input	rxGAIN1	Receive Gain Control Bit-1
26	Input	rxLOOP	Loopback Control Signal (loopback is enabled by positive signal)
27	Power	AV <sub>DD</sub>	Analog Supply (+5V)
28	Input	rxHYB <sub>N</sub>	Negative Input from Hybrid Network
29	Input	rxHYB <sub>P</sub>	Positive Input from Hybrid Network
30	Input	rxLINE <sub>N</sub>	Negative Line Input
31	Input	rxLINE <sub>P</sub>	Positive Line Input
32	Ground	AGND	Analog Ground
33	Ground	AGND	Analog Ground
34	Output	REF <sub>P</sub>	Positive Reference Output, Nominally 3.5V
35	Output	V <sub>CM</sub>	Common-Mode Voltage (buffered), Nominally 2.5V
36	Output	REF <sub>N</sub>	Negative Reference Output, Nominally 1.5V
37	Power	AV <sub>DD</sub>	Analog Supply (+5V)
38	Ground	AGND	Analog Ground
39	Output	txLINE <sub>N</sub>	Transmit Line Output Negative
40	Power	AV <sub>DD</sub>	Analog Supply (+5V)
41	Output	txLINE <sub>P</sub>	Transmit Line Output Positive
42	Ground	AGND	Analog Ground
43	NC	NC	Connection to Ground Recommended
44	NC	NC	Connection to Ground Recommended
45	NC	NC	Connection to Ground Recommended
46	NC	NC	Connection to Ground Recommended
47	Output	PLL <sub>OUT</sub>	PLL Filter Output
48	Input	PLL <sub>IN</sub>	PLL Filter Input

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## ABSOLUTE MAXIMUM RATINGS

Analog Inputs: Current .....	±100mA, Momentary
	±10mA, Continuous
Voltage .....	AGND -0.3V to AV <sub>DD</sub> + 0.3V
Analog Outputs Short Circuit to Ground (+25°C) .....	Continuous
AV <sub>DD</sub> to AGND .....	-0.3V to 6V
DV <sub>DD</sub> to DGND .....	-0.3V to 6V
PLL <sub>IN</sub> or PLL <sub>OUT</sub> to AGND .....	-0.3V to AV <sub>DD</sub> + 0.3V
Digital Input Voltage to DGND .....	-0.3V to DV <sub>DD</sub> + 0.3V
Digital Output Voltage to DGND .....	-0.3V to DV <sub>DD</sub> + 0.3V
AGND, DGND Differential Voltage .....	0.3V
Junction Temperature (T <sub>J</sub> ) .....	+150°C
Storage Temperature Range .....	-40°C to +125°C
Lead Temperature (soldering, 3s) .....	+260°C
Power Dissipation .....	700mW

## PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>	TEMPERATURE RANGE
AFE1203E	48-Lead SSOP	333	-40°C to +85°C

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.




## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


## PIN CONFIGURATION




# TYPICAL PERFORMANCE CURVES

## At Output of Pulse Transformer


Typical at 25°C, AV<sub>DD</sub> = +5V, and DV<sub>DD</sub> = +3.3V, unless otherwise specified.



CURVE 1. Upper Bound of Power Spectral Density Measured at the Transformer Output.



CURVE 2. Transmitted Pulse Template and Actual Performance as Measured at the Transformer Output.



CURVE 3. Input Impedance of rxLINE and rxHYB.

# THEORY OF OPERATION

The transmit channel consists of a D/A converter and a switched-capacitor pulse forming network followed by a differential line driver. The pulse forming network receives symbol data from the DSP and generates a 2B1Q output waveform. The output meets the pulse mask and power spectral density requirements defined in European Telecommunications Standards Institute document RTR/TM-03036 for E1 mode and in sections 6.2.1 and 6.2.2.1 of Bellcore technical advisory TA-NWT-001210 for T1 mode. The differential line driver uses a composite output stage combining class B operation (for high efficiency driving large signals) with class AB operation (to minimize crossover distortion).

The receive channel is designed around a fourth-order delta sigma A/D converter. It includes a difference amplifier designed to be used with an external compromise hybrid for first-order analog crosstalk reduction. A programmable gain amplifier with gains of 0dB to +9dB is also included. The delta sigma modulator operating at a 24X oversampling ratio produces 14 bits of resolution at output rates up to 584kHz. The basic functionality of the AFE1203 is illustrated in Figure 1.

The receive channel operates by summing the two differential inputs, one from the line (rxLINE) and the other from the compromise hybrid (rxHYB). The connection of these two inputs so that the hybrid signal is subtracted from the line signal is described in the paragraph titled "Echo Cancellation in the AFE". The equivalent gain for each input in the difference amp is 1. The resulting signal then passes to a programmable gain amplifier which can be set for gains of 0dB through 9dB. The ADC converts the signal to a 14-bit digital word, rxD13-rxD0.

## SCALEABLE TIMING

The AFE1203 scales operation with the clock frequency. All internal filters, the A/D converter, the D/A converter, and the pulse former change frequency with the clock speed so that the unit can be used at different frequencies by changing the clock speed.

## rxLOOP INPUT

rxLOOP is the loopback control signal. When enabled, the rxLINE<sub>P</sub> and rxLINE<sub>N</sub> inputs are disconnected from the AFE. The rxHYB<sub>P</sub> and rxHYB<sub>N</sub> inputs remain connected. Loopback is enabled by applying a positive signal (Logic 1) to rxLOOP.

## ECHO CANCELLATION IN THE AFE

The rxHYB input is designed to be subtracted from the rxLINE input for first-order echo cancellation. To accomplish this, note that the rxLINE input is connected to the same polarity signal at the transformer (positive to positive and negative to negative) while the rxHYB input is connected to opposite polarity through the compromise hybrid (negative to positive and positive to negative) as shown in Figure 2.

## RECEIVE DATA CODING

The data from the receive channel A/D converter is coded in Straight Offset Binary.

ANALOG INPUT	OUTPUT CODE (rxD13 - rxD0)
Positive Full Scale	11111111111111
Negative Full Scale	00000000000000

## RECEIVE CHANNEL PROGRAMMABLE GAIN AMPLIFIER

The gain of the amplifier at the input of the Receive Channel is set by two gain control pins, rxGAIN1 and rxGAIN0. The resulting gain between 0dB and +9dB is shown below.

rxGAIN1	rxGAIN0	GAIN
0	0	0dB
0	1	3.25dB
1	0	6dB
1	1	9dB




FIGURE 1. Functional Block Diagram of AFE1203.




FIGURE 2. Basic Connection Diagram.

### rxHYB AND rxLINE INPUT ANTI-ALIASING FILTERS

The  $-3\text{dB}$  frequency of the input anti-aliasing filter for the rxLINE and rxHYB differential inputs should be approximately  $2\text{MHz}$  for operation at  $2.3\text{Mbps}$ . Suggested values for the filter are  $375\Omega$  for each of the two input resistors and  $100\text{pF}$  for the capacitor. Together the two  $375\Omega$  resistors and the  $100\text{pF}$  capacitor result in a  $-3\text{dB}$  frequency of just over  $2\text{MHz}$ . The  $375\Omega$  input resistors will result in a minimal voltage divider loss with the input impedance of the AFE1203.

This circuit applies at rates of  $1\text{Mbps}$  to  $2\text{Mbps}$ . For slower rates, the anti-aliasing filters will give best performance with their  $-3\text{dB}$  frequency approximately equal to the bit rate. For example, a  $-3\text{dB}$  frequency of  $500\text{kHz}$  should be used for a single pair bit rate of  $500\text{kbps}$ .

### rxHYB AND rxLINE INPUT BIAS VOLTAGE

The transmitter output on the txLINE pins and the rxLINE inputs are centered at midscale,  $2.5\text{V}$ .

Inside the AFE1203, the rxHYB and rxLINE signals are subtracted as described in the paragraph on echo cancellation above. This means that the rxHYB inputs need to be centered at  $2.5\text{V}$  just as the rxLINE signal is centered at  $2.5\text{V}$ . The external compromise hybrid must be designed so that the signal into the rxHYB inputs remains centered at  $2.5\text{V}$ .

## TIMING DIAGRAM




FIGURE 3. Timing Diagram.

## RECEIVE TIMING

The rxSYNC signal controls portions of the A/D converter's decimation filter and the data output timing of the A/D converter. It is generated at the symbol rate by the user and must be synchronized with txCLK. The leading edge of rxSYNC can occur at the leading edge of txCLK or it can be shifted by the user in increments of 1/16 of a symbol period to one of 15 discrete delay times after the leading edge of txCLK.

## RECEIVE OUTPUT DATA RATE

The receive channel delta-sigma A/D converter of the AFE1203 uses a modulator which operates at an oversampling

rate of 24X the symbol rate. The A/D converter's decimation filter downsamples the modulator output by a factor of 12. The bandwidth of the decimation filter is equal to one-half the symbol rate. This yields two output words per symbol period. These two output words are shown as Data 1 and Data 1a in Figure 3. The specifications of the AFE1203 assume that one A/D converter output is used per symbol period and the other output is ignored. The Receive Timing diagram above suggests using the rising edge of the rxSYNC pulse to read the first data output in a symbol period. Either data output may be used. Both data outputs may be used for more flexible post-processing.



# DISCUSSION OF SPECIFICATIONS

## UNCANCELLED ECHO

The key measure of transceiver performance is uncancelled echo. This measurement is made as shown in the diagram of Figure 4. The AFE is connected to an output circuit including a typical 1:2 line transformer. The line is simulated by a 135Ω resistor. Symbol sequences are generated by the tester and applied both to the AFE and to the input of an adaptive filter. The output of the adaptive filter is subtracted from the AFE output to form the uncancelled echo signal. Once the filter taps have converged, the rms value of the uncancelled echo is calculated. Since there is no far-end signal source or additive line noise, the uncancelled echo contains only noise and linearity errors generated in the transmitter and receiver.

The data sheet value for uncancelled echo is the ratio of the rms uncancelled echo (referred to the receiver input through the receiver gain) to the nominal transmitted signal (13.5dBm into 135Ω, or 1.74Vrms). This echo value is measured under a variety of conditions: with loopback enabled (line input disconnected); with loopback disabled under all receiver gain ranges; and with the line shorted ( $S_1$  closed in Figure 4).

## PROGRAMMABLE POWER DISSIPATION

The power dissipation of the AFE1203 is digitally programmable by the user to three levels: Normal, Medium, and Low. The maximum bit rate of the AFE1203 is 2.3Mbps with Normal power dissipation. At lower power dissipation

levels, the maximum bit rate is lower and in addition, the minimum bit rate is lower. The power control pin (pin 22) has three input levels, Logic 1, Logic 0, and high impedance. In the high impedance state, up to 20μA leakage current can be tolerated out of the power control pin. The AFE1203 requires six baud periods to settle after a change in the power control pin status.

Typical power dissipation specifications, shown in Table I, assume a 5V analog supply, a 3.3V digital supply, standard 13.5dBm delivered to the line, a pseudo random equiprobable sequence of HDSL output pulses, and a 1:2 turns ratio line transformer. The power dissipation specifications includes all power dissipated in the AFE1203—it does not include power dissipated in the external load. The external power is 16.5dBm, 13.5dBm to the line and 13.5dBm to the impedance matching resistors. The external power of 16.5dBm is 45mW. If a 5V digital supply is used rather than a 3.3V supply, the power dissipation increases by approximately 3mW.

POWER LEVEL	MAXIMUM SPEED (Mbps)	MINIMUM SPEED (kbps)	TYPICAL POWER DISSIPATION (mW)	PIN 22 INPUT
Normal	2.320	384	385	Logic 1
Medium	1.168	192	300	Logic 0
Low	0.320	160	240	High Impedance

TABLE I. Power Control Operation.




FIGURE 4. Uncancelled Echo Test Diagram.

## LAYOUT

The analog front end of an HDSL system has a number of conflicting requirements. It must accept and deliver digital outputs at fairly high rates of speed, phase-lock to a high-speed digital clock, and convert the line input to a high-precision (14-bit) digital output. Thus, there are really three sections of the AFE1203: the digital section, the phase-locked loop, and the analog section. A combined analog and digital ground plane is recommended. The ground plane should pass under all of the AFE1203 and its pins.

The power supply for the digital section of the AFE1203 can range from 3.3V to 5V. This supply should be decoupled to ground with a ceramic 0.1 $\mu$ F capacitor placed as close to DGND (pin 12) and DV<sub>DD</sub> (pin 13) as possible. Ideally, both a digital power supply plane and a ground plane should run up to and underneath the digital pins of the AFE1203 (pins 3 through 26). However, DV<sub>DD</sub> may be supplied by a wide printed circuit board (PCB) trace. A ground plane underneath all digital pins is strongly recommended.

The Phase Locked Loop (PLL) analog supply, pin 2, must be derived from AV<sub>DD</sub>, the general analog supply. The power supply to the PLL must be in the range of 4.75V to 5.25V. The PLL section of the AFE1203 should be decoupled with

both a 10 $\mu$ F tantalum capacitor and a 0.1 $\mu$ F ceramic capacitor. Both capacitors should be placed between pins 1 and 2. The ceramic capacitor should be placed as close to the AFE1203 as possible. The placement of the tantalum capacitor is not as critical, but should be close. A 5 $\Omega$  to 10 $\Omega$  resistor should be used to connect the PLL supply (pin 2) to the analog supply. This resistor, in combination with the 10 $\mu$ F tantalum capacitor, form a low pass filter to keep glitches that occur on the general analog supply, AV<sub>DD</sub>, from affecting the PLL supply. The PLL ground (pin 1) should connect directly to the ground plane. The ground plane should also extend underneath PLL<sub>OUT</sub> and PLL<sub>IN</sub> (pins 47 and 48, respectively).

The remaining portion of the AFE1203 should be considered analog. All AGND pins should be connected directly to the common ground plane and all AV<sub>DD</sub> pins should be connected to an analog 5V power plane. Both of these planes should have a low impedance path to the power supply.

Ideally, all ground planes and traces and all power planes and traces should return to the power supply connector before being connected together (if necessary). Each ground and power trace pair should be routed over each other, should not overlap any portion of another pair, and the pairs should be separated by a distance of at least 0.25 inch (6mm).

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
AFE1203E/1K	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
AFE1203E/1KG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**



**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AFE1203E/1K	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AFE1203E/1K	SSOP	DL	48	1000	346.0	346.0	49.0

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>

### Applications

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2008, Texas Instruments Incorporated